Technical Document
Specifications
Brand
Texas InstrumentsLogic Family
LVC
Mounting Type
Surface Mount
Package Type
VQFN
Pin Count
14
Maximum High Level Output Current
-24mA
Maximum Low Level Output Current
24mA
Maximum Propagation Delay Time @ Maximum CL
13.8 ns@ 30 pF
Maximum Operating Supply Voltage
3.6 V
Dimensions
3.65 x 3.65 x 0.95mm
Minimum Operating Temperature
-40 °C
Maximum Operating Temperature
+125 °C
Length
3.65mm
Height
0.95mm
Width
3.65mm
Minimum Operating Supply Voltage
1.65 V
Propagation Delay Test Condition
30pF
Product details
74LVC Family Inverters & Buffers, Texas Instruments
Texas Instruments range of Inverters and Buffers from the 74LVC Family of Low-voltage CMOS Logic ICs. The 74LVC Family use silicon gate CMOS technology and is designed to operate at 3.3V, allowing a significant reduction in power consumption when compared to 5V systems.
Operating Voltage: 1.65 to 3.6V
5V tolerant inputs
Compatibility: Input LVTTL/TTL, Output LVCMOS
Latch-up performance exceeds 250 mA per JESD 17
ESD protection exceeds JESD 22
74LVC Family
Stock information temporarily unavailable.
Please check again later.
P.O.A.
15
P.O.A.
15
Technical Document
Specifications
Brand
Texas InstrumentsLogic Family
LVC
Mounting Type
Surface Mount
Package Type
VQFN
Pin Count
14
Maximum High Level Output Current
-24mA
Maximum Low Level Output Current
24mA
Maximum Propagation Delay Time @ Maximum CL
13.8 ns@ 30 pF
Maximum Operating Supply Voltage
3.6 V
Dimensions
3.65 x 3.65 x 0.95mm
Minimum Operating Temperature
-40 °C
Maximum Operating Temperature
+125 °C
Length
3.65mm
Height
0.95mm
Width
3.65mm
Minimum Operating Supply Voltage
1.65 V
Propagation Delay Test Condition
30pF
Product details
74LVC Family Inverters & Buffers, Texas Instruments
Texas Instruments range of Inverters and Buffers from the 74LVC Family of Low-voltage CMOS Logic ICs. The 74LVC Family use silicon gate CMOS technology and is designed to operate at 3.3V, allowing a significant reduction in power consumption when compared to 5V systems.
Operating Voltage: 1.65 to 3.6V
5V tolerant inputs
Compatibility: Input LVTTL/TTL, Output LVCMOS
Latch-up performance exceeds 250 mA per JESD 17
ESD protection exceeds JESD 22